


Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



<u>Pad</u>	<u>Function</u>	<u>Pad</u>	<u>Function</u>
1	IN ₁	9	IN ₃
2	D ₁	10	D ₃
3	S ₁	11	S ₃
4	V ⁻	12	V _L ⁺
5	GND	13	V ⁺
6	S ₄	14	S ₂
7	D ₄	15	D ₂
8	IN ₄	16	IN ₂

Topside Metal: Al

Backside: Si

Backside Potential: V+

Mask Ref: Issue 1

Bond Pads: .004" min.

APPROVED BY: CD

MFG: Harris

DIE SIZE: .070" x .108"

THICKNESS: .020"

DATE: 7/19/02

P/N: DG413A